вход по аккаунту


Патент USA US3082959

код для вставки
March 26, 1963
Filed May 22, 1959
5 Sheets-Sheet 3
United States Patent O?tice
Patented Mar. 26, 1963
known form of binary representation, and involves the
James D. Hogan, Rolling Hills, Cali?, assignor _to
Thompson 'Ramo ‘Wooldridge Inc., Los Angeles, Calif.,
sequential operation of computer structure including pulse
sources, “and” gates, “or” gates, etc.
Very generally,
the converter of the present invention may be regarded
as comprised of ?ip-flops, a source of clock signals for
a corporation of Ohio
synchronization, counters and an associated “logical” net
Filed May 22, 1959, Ser. No. 815,059
work capable of controlling the operation of the com
5 Claims. (Cl. 235-155)
bination of components to be described.
It is an object of this invention to provide a converter,
This invention relates to apparatus for translation _be
tween codes of number representation and, more particu 10 i.e., a radix translation mean-s, integrable in a digital
larly, to equipment integrable with an electronic digital
It is a further object of this invention to provide such a
computer and capable of enabling the computer to con
converter characterized by high speed of operation and
high efficiency in the use of components, as well as by
In many cases where a binary computer is employed, 15 the requirement of a minimum number of components.
It is a speci?c object of the invention to provide a
it is preferable to represent input and output data in the
converter for translation of number representation from
decimal form. As a consequence, facility must be pro—
a binary form to a binary-coded decimal form, appropri
vided for converting numbers between the binary and
vert the representation of a number from binary form to
binary-coded decimal form.
decimal representations. In mathematical theory, the
conversion may be quite simple; however the structure
ate for inclusion as part of a computer or as independent
Other objects and advantages of the invention will be
apparent to those skilled in the art from the following
description and the attached drawings, in which:
form the conversion properly may be very complex.
FIGURE 1 is a block diagram of the arrangement of
This complexity has been ascribed in the past as one
of the reasons why it has been considered inappropriate 25 the preferred embodiment of the invention;
FIGURE 2 is a sequential digit period table of com
to provide, for such translation, a “program,” usually com
puter operation for the conversion of the invention;
prising a prescribed sequence of elemental operations for
FIGURE 3 is a table from which the Boolean equations
the computer to accomplish. By means of the program,
which it is found necessary to employ may be consider
able, and the problems of sequencing components to per
the computer would be enabled to access from its ‘mem
governing the computer operation during periods P14
ory the binary number to be converted, perform the con 30 and P9_12 may be derived;
FIGURES 4 and 5 show the block diagrams and Boo
version to the binary-coded decimal form, and return
. the resulting binary-coded decimal number to its mem
ory in anticipation of reading it out for presentation by
lean equations for the ?ip-?ops of the binary register and
the decimal register, respectively; and,
FIGURES 6 and 7 are tables illustrating the states of
output equipment or for some other purpose. It has pre
viously been thought that such a program would reduce 35 the flip~?ops of the binary register and the decimal reg
ister, respectively, for an example of the conversion of the
considerably the availability of the computer for other
It will be shown here that it is quite expeditious to use
a computer itself for the conversion, as evidenced by the
decimal number 619 from binary-coded form to binary
coded decimal form.
According to the invention, conversion from binary
fact that the present invention will be exempli?ed by the 40 representation to binary-coded decimal representation in
accordance with the mathematical system outlined above
conversion of a binary number of magnitude typical of
is performed in sequential steps by computer components
numbers handled by computers, to its binary-coded deci
as follows.
mal equivalent, in but 14 “digit periods” '(as hereinafter
A register having a plurality of stages each capable of
de?ned) of computer operation.
Several mathematical procedures for conversion have 45 storing a binary digit, is set up with its stages to corre
spond to a binary number to be converted, the number
been adapted in the prior art to digital computer equip
being received from the computer memory or some other
ment. The particular procedure is usually selected with
source. The number of stages in the register is one more
regard to the characteristics of the computer into which
than the number of binary digits comprising the number
it is to be integrated. The technique which the present
invention utilizes as a basis involves repeated division of 60 to be converted and the extra stage is initially set to store
a binary zero. The register is arranged to respond to a
a number expressed in one radix by the radix of the sys
shift network which, when activated, can operate to shift
tem into which conversion is desired. For conversion of
the digits of the register one ‘stage in the direction of more
a binary number into the binary-coded decimal form,
signi?cance for the digits, the extra stage being ?lled from
for instance, in which the divisor is decimal 10‘ (binary
1010), the remainder obtained after each division opera 55 the stage priorly containing the digit of the number hav
mg most signi?cance. The register is also arranged to
tion indicates a decimal digit, the least signi?cant. deci
respond to a subtract network simultaneously with its re~
mal digit being obtained ?rst and the remaining digits.
sponse to the shift network, which, when activated. re‘
of the decimal number being obtained in order of their
duces the value of the four most signi?cant stages of the
signi?cance, the most significant decimal digit being ob
register by binary 0101 simultaneously with the shift.
tained last. The dividend for the ?rst division comprises
The subtract network is activated in accordance with a
the binary number to be converted, while subsequent divi
dends comprise the successive binary quotients. The di
decision based on a determination of the magnitude of
the combined binary digits content of the four most sig
ni?cant stages relative to binary 010‘].
less than binary 1010; this last quotient is the most sig
This determination is actually made by comparing the
ni?cant decimal digit of the binary-coded decimal num 65
three most signi?cant stages of the register (‘excluding
the extra stage) with binary 101; this is equivalent to
The present invention contemplates the integration of
comparing the four most signi?cant digits of the binary
the above conversion technique into a computer of the
number to binary 1010 as a ?rst step in a division by bi
general purpose type capable of storing numbers as com
nary 1010. The reason that this may be done without
binations of “true” and “false” states in a set of bistable 70
a?ecting the numerical result of any arithmetic operation
state circuits such as ?ip-?ops, as a bistate magnetic re
is that the divisor, binary 1010, has a 0 as the least sig
cording on a magnetizable surface, or as some other well
ni?cant digit and this 0 may be disregarded, i.e., divided
visions are repeated until a quotient is obtained which is
by decimal 2 in a binary system arithmetic if, effectively,
other operands are also so divided.
In the preferred embodiment, sequential operations oc
cur in equal time intervals, designated “digit periods,”
ing the terms of the equations. The ?ip-flops themselves
are designated ‘by combinations of capital letters and
numbers; thus, ?ip-flops B1, D3, etc. One output signal
of the ?ip-?op is characterized by corresponding capital
and if, during a digit period, the result of the determina
letters with the associated number shown as a subscript;
tion is that the combined value of the four register stages
thus, signals B1, D3, etc. In order to distinguish the
is equal to or larger than binary 0101, the subtract net
complementary output of the ?ip-?op, it is accompanied
work is activated to reduce the value by binary 0101 and
by an af?xed prime; thus, signals B1’, D3’, etc. It will
the shift network is simultaneously activated to set up
be understood that the output signals partake of a pair
the difference in the four most signi?cant stages of the 10 of voltage levels, such as +10‘ volts and 0 volts, on a
register and to shift the information in all other stages
line, and, when the unprimed signal output of a ?ip-?op
one stage toward more signi?cance. If the determination
is high in voltage and the primed signal output is low
is that the combined value of the four register stages is
in voltage, the ?ip-flop is true, While, for the reverse
less than binary 0101, the shift network is activated merely
condition, the flip-flop 'is false; thus, ?ip-?op B1 is true
to shift the information in all stages one stage toward 15 when signal B1 is at +10 volts and signal B1’ is at 0 volts.
more signi?cance. When ever a simultaneous subtract
On the other hand, the signals to the flip-?ops are des
and shift operation is performed, the least signi?cant reg—
ignated by corresponding lower case letters with the asso
ister stage is set to store a binary one; whenever a shift
ciated number shown as a subscript. The input signal
operation only is performed, this stage is set to store a
for rendering the flip-flop true is designated by a subscript
binary zero.
20 l pre?xing the lower case letter; thus, signals lbl, 1d3, etc‘.
This sequence is repeated for a number of digit periods
The input signal for rendering the flip-‘?op ‘false is desig
as needed to shift all digits of the number to be converted
nated by a subscript 0 pre?xing the lower case letter; thus,
into the register stages which are affected by the subtract
signals Dbl, oda, etc.
network, to examine, and to perform the described arith
‘Although the inventive concept is quite applicable to
metic if required byrthe most signi?cant four stages of 25 other systems of representing information in a computer,
the register. At this time, the register will be found to
it will be presented herein with regard to a synchronized
contain, in its most signi?cant four stages, the least sig
pulse system. By this is meant a system in which repeti
ni?cant decimal digit of the sought number in binary
tive pulses, whether information-representing, or “clock”
coded decimal form (designated as the ?rst remainder),
signals, or otherwise, are synchronized to occur at par
and, in the remaining stages, the more significant decimal
ticular time intervals with reference to each other. In
digits of the sought number in binary form (designated
such as system, signals may be of square Waveshape alter
as the ?rst quotient). During subsequent digit periods,
nating between the aforementioned levels, as, for instance,
the ?rst remainder is transferred to an auxiliary storage
+10 volts and zero volts (ground potential) present on a
and the ?rst quotient is shifted in the register for treat
line; and it is most convenient to regard synchronization
ment as though it were, in the ?rst instance, a number 35 as being provided by clock signals of symmetrical square
to be converted. The entire process is continued, thereby
waveshape generated by a pulse generator, which may
sequentially generating remainders, comprising binary
comprise a repetitive magnetic recording associated with
coded decimal digits, which are transferred to the auxil
a sensing electromagnetic transducer and pulse shaping
iary storage, until a quotient is obtained which is identi
circuitry, or a frequency-controlled square wave generator,
?ed as less than binary 0101. This quotient is the last 40 or other appropriate means. Synchronization by such
remainder and comprises the binary-coded decimal rep
means implies that the potential of a line may change be
resentation of the most signi?cant decimal digit of the
tween the levels of +101 volts and zero volts only at the
converted number. This also is transferred to the auxil
time of the trailing edge of the clock signal pulse, the
iary storage and the conversion is complete. The decimal
time between trailing edges being designated as a “binary
number may then be transferred back to the computer 45 digit period” or “digit period.”
memory or to read-out equipment or otherwise.
FIGURE 1 is a block diagram of the arrangement of
Before going into a description of the details of the
the preferred embodiment of the invention, which, in the
circuitry of the invention, the convention employed herein
for nomenclature will be explained.
present speci?cation, contemplates the conversion of a
lO-digit binary-coded number having a value less than
The circuits of the invention are used to perform logi 50 decimal 1000 into its 12-digit binary-coded decimal equiv
cal operations (“and,” “or,” etc.) and are represented in
the form of equations shown in Boolean notation.
The converter comprises logical network 110 operative
The terms of the equations will be mechanized in the
to cooperate with a pair of registers, binary register 118
circuits by output signals from ?ip-?ops, which are elec
and decimal register 126, together with equipment to
tronic devices having two possible steady state conditions. 55 provide for entering information into, removing infor
One of these conditions is referred to as “true” and the
mation from, and sequencing the operation of this com
other condition is referred. to as “false”; when a ?ip~?op
bination.- For facilitating explanation, special indication
is described as being true, it will be understood to be
has been made for portions of logical network 110,
storing a binary digit 1, and when it is described as false,
namely, shift network 112 and subtract network 114.
it ‘will be understood to be storing a binary digit 0'.
The aforementioned binary ‘digit periods are estab
The flip-flops are characterized by two inputs, only
lished by clock signal source 100 which emits symmetrical
one of which may have an actuating signal at a time, and
square wave signals C on lines 102, 104 and 106; these
two outputs having complementary signals. Input signals
lines provide signal C input to digit period counter 108
to the ?ip-?op are supplied by gating networks and out
and logical network 110, respectively.
put signals from the ?ip-flop are supplied to gating net 65
The function of digit period counter 108 is to count
works. It is the operation of these networks which Will
clock signals 0 and to generate sequential and cyclical
be described by means of the Boolean equations, each of
signals P1 through PM on output lines as required ‘for
which thus de?nes the triggering of a flip~?op. The terms
the conversion of a lO-digit binary number; only one of
of the equation correspond to ?ip-?op output signals and
the output lines from counter 108 may be at the high
the equation represents the generation of a flip~?op input
potential (+10 volts) at a time. Counter 108 responds
signal during a digit period, the ?ip-?op triggering actually
to 14 sequential clock signals C and then recycles; thus,
occurring at the end of the digit period, so that the ?ip
by noting the output of counter 108, succeeding binary
?op is in the desired state during the next digit period.
digit periods may be identi?ed. Such counters are well
The nomenclature used for the present invention em
known to be capable of providing the basic timing
ploys combinations of letters and numbers for designat 75 sequence which controls the activation of appropriate
computer portions, such as logical network 110 in the
included in the portion labeled “before arithmetic
present case. Logical network 110 includes shift net
work 112 and subtractnetwork 114, each of which is
activated, as will be detailed, at particular digit periods
in the sequence P1 through P14, in order to accomplish
binary 0101 and thus a single stage shift is required,
The combinations of rows '1 through 5 are less than
thereby establishing the corresponding ?ip-?op states
the conversion to be described.
Logical network 110 also serves to route information
shown in the portion of the table labeled “after arithmetic
in a manner appropriate to perform the desired con
observance of the aforesaid rule for ?ip-?op B1 indicates
the necessity for generating, for these rows, the flip-flop
Comparison of these portions and the
version. Thus, the binary number to be converted is
transferred from, for‘instance, the computer memory, 10 input signals designated in the column headed “trigger
via line 116 to logical network 110 and thence by line
120 to binary register 118 where it is set up in ?ip-?ops
On the other hand, the combination of row 6 is equal
- B1 through B11. The number is arithmetically handled
to binary 0101 and the combinations of rows 7 through
by shift network 112 and subtract network 114 also
10 are greater than binary 0101, and thus the arithmetic
via line 120 and fed back to logical network 110 as a 15 operation required is a subtract-shift. In order to estab—
binary-coded decimal number one decimal order (i.e.,
lish the corresponding states shown in the “after arith
4 binary digits) at a time through line 124. Logical net
metic operation” portion, in which the states of flipa?ops
work 110 transmits the converted number to decimal
B11, B10 and B9 represent the dilference between the
register 126 on line 128 where it is set up in ?ip-flops
states of ?ip-?ops B10, B9 and B8 shown in the “before
D1 through D12 as instructed by logical network 110. 20 arithmetic operation” portion and ‘binary 0101, ‘the ?ip
When the conversion is completed, decimal register 126
?op input signals designated for rows 6 through 10 must
is ?lled; at this time it is instructed by logical network
be generated.
110 to transfer the converted number via lines 132 and
It is noted in FIGURE 3 that the combinations of rows
1314 to the computer memory or to output equipment.
11 through 16 do not occur. This is because the dif
The aforementioned activity is detailed in FIGURE 2 25 ference (the remainder) between binary 0101 (the
with regard to the sequential digit periods P1 and P14;
consequently, FIGURE 2 may be considered to comprise
a presentation of the “?ow diagram” of computer oper
ation for‘ the conversion of the invention. As indicated
divisor) and each of these combinations (the dividend)
equals or exceeds binary 0101 (the divisor), and this
situation cannot occur in a division process.
rows 11 through 16 may be disregarded in deriving the
under the column headed “activity,” prior to period P1, 30 conversion logic.
logical network 110 (FIGURE 1) arranges for the incom
ing binary numbers to be set up in ?ip-?ops B10 through
B1 of binary register 118; this is done with the most
signi?cant digit of the incoming number in ?ip-?op
B10 and the least signi?cant digit in flip~flop B1. Flip
?op B11 is set false as are all of the ?ip~?ops of decimal
register 126. Techniques for these operations are well
known and are not considered as inherent in the con
version of the invention; therefore, logical equations and
networks corresponding thereto will not be shown nor
described here.
During the time interval from the end of period P1
through the end of period P7 (designated brie?y as period
In brief, the conversion logic is established by compar
ing the ‘states of each ?ip-?op in the “before arithmetic
operation” and “after arithmetic operation” portions of
the table of FIGURE 3, and generating a corresponding
input signal for the ?ip-?ops which change state. For
example, consider ?ip-?op B11, which is shown to change
from false to true in row 5 and is shown to change from
trueto ‘false in row 9. For row 5, ?ip-‘lops B11, B10,
B9 and B8 are storing 0, l, 0, 0, respectively; the appro
priate Boolean equation for ?ip-?op B111, for period P14
is accordingly
For row 9, ?ip-flops B11, B10, B9 and B8 are storing
P1_-7) the components of FIGURE 1 commence the
conversion by performing a repetitive division of the 45 1, 0, O, 0 respectively; the appropriate Boolean equation
content of binary register 118 by binary 0101 to form
ulate, during period P8, a ?rst binary-coded decimal
remainder in ?ip-?ops B11 through B8 and a ?rst quotient
in ?ip-?ops B7 through B1.
for flip-flop B11, for period P14 is accordingly
Logical manipulation of these equations permits simpli
The ‘method of the conversion logic will be explained 50 ?cation-to
by reference to FIGURES, which indicates the four
most signi?cant stages, ?ip~?ops B11 through B8, of
binary register 118 for all possible combinations of binary
FIGURES 4 and 5 present diagrams of binary register
numbers to be converted; this is shown in the four columns
headed “before arithmetic operation.” As previously 55 1-18 and decirrral register 126, respectively, in the conven
indicated, the scheme of the invention examines the three ‘ tion to be employed herein for showing ?ip~?ops and their
most signi?cant digits of the incoming binary number
inputs ‘and outputs, and a compilation of the Boolean
equations governing their operation. Each ?ip-?op is
for magnitude relative to binary 101 by actually compar
shown in :block diagram labelled with its designation,
ing the four most signi?cant stages of binary register
118 (the content of ?ip-?ops B11 through B8) with 60 and its complementary outputs and its inputs are each
binary 0101.
If the examination shows that the com
shown on a pair of lines indicated by the symbols pre
bined content of these stages is less than binary 0101,
the content of binary register 118 is shifted by shift
network 112 one stage toward greater signi?cance (i.e.
viously discussed. In FIGURE 4, the inputs and outputs
?ip-?op B9, etc.), and ?ip-?op B1 is set false; however,
register 126 are connected to gates of logical network
if the examination shows that the combined content of
these stages is equal to or greater than binary 0101, a
lines are used to separate the registers into groups of
of binary register 1118 are connected to gates of logical
network 110 by way of lines .120 and 124, respectively
?ip-?op B11 “follows” ?ip-?op B10, ?ip-?op B10 “follows” 65 and, in FIGURE 5, the inputs and outputs of decimal
110 by way of lines 128 and 132, respectively. Dashed
?ip-flops which are generally caused to operate similarly
shift network 112 and subtract network 114, is performed, 70 by the gates as evidenced by their corresponding equations.
The form of the equations will be explained by con
thereby reducing the combined value of these stages by
sidering flip-?op B11 of FIGURE 4 as an example; the
binary 0101 simultaneous with a shift of one stage toward
Boolean equation representing triggering to the true state
greater signi?cance, and ?ip-flop B1 is set true. Accord~
(storage of a digit 1) is given as
ingly, all possible combinations of ?ip-?ops B11 through
B8 are given in the respective columns of FIGURE 2 75
“subtract-shift” operation, designating the cooperation of
which signi?es that ?ip-?op B11 will be triggered true at
the trailing edge of each clock pulse signal C ending the
periods P1 through P7 or P9 through P12 if outputs B10,
‘39' and B8’ from flip-?ops B10, B9 and B8 respectively,
are simultaneously at +10 volts. ‘it should be obvious
to those skilled in the art that signal lbn may be gen
erated by well known gates of the “and” and “or” types;
In order to enable logical network 110 to operate on
the ?rst quotient exactly as described for the original
binary number, ?ip?ops Bil-1, B3, B2, and B1 are set false
at the end of period P8:
an ‘expression such as (310E938) may be generated by
an “and” gate while an expression such as (P1__q+P9_12)
maybe generated by an “or” gate.
The following equations are derived for period P14
from FIGURE 3 for the other flip-flops involved:
159: (‘Bn'sio'Bs+B11Bs')P1_-'IC
Thus, ‘at period P9, the system is ready to continue
the conversion. However, since the last three binary
digits, (i.e., the content of ?ip-?ops B3, B2 and B1) of
the new dividend (‘?rst quotient) are not signi?cant, it
should be apparent that four digit periods suffice to com
plete the conversion for a ten-digit binary number hav
ing a value less than decimal 1000. Therefore, logical
network 110 controls the process during period P9_12 in
accordance with the same expressions derived previously
for period P14; accordingly, the activity in FIGURE 2
for period P9112 corresponds to that of period P14 and
It will be noted that, regardless of the arithmetic opera
tion performed, flip~?op
“follows” flip-?op B7, i.e.,
?ip-?op B8 is triggered at the end of a digit period into
the state characterizing flipsi'lop B7 during that digit period.
will not again be described.
Since, for all rows of the table of FIGURE 3, the state of
?ip~?op B7 during a digit period may be either true or
As the result, at the end of period P12 (during period
P13) the conversion is complete and the binary-coded
decimal number is located with its least signi?cant digit
provision must be made for generating both input signals
(r?rst remainder) in ?ip-flops D4 through D1, its digit
to ?ip-hop B8, although, as already indicated, only one
of the inputs will be etfective to trigger ?ip-?op B8 at 30 of next signi?cance ‘(second remainder) in ?ip-flops B11
' false depending on the binary number to be converted,
through B8 and its most signi?cant digit (third remainder)
the end of any one digit period.
Returning to FIGURE 2 and continuing with the dis
cussion of the flow diagram there shown, it can now be
appreciated that, at the end of period P7, there has been
in ?ip-?ops B4 through B1.
It is the object of period P13 to permit the transfer
of the binary-coded decimal digits in binary register 118
to decimal register 126 in ‘relative positions contemplat
completed the ?rst division operation in the conversion
ing a later transfer to computer readout equipment or a
of the binary number to binary-coded decimal form.
return to the computer memory, ‘and to reset all stages
At the end of period P3, it is desired that the ?rst
of binary register 118 false or to the next binary number
remainder be transferred from ?ip-flops B11 through B8
of binary register 118 to flip-?ops D4 through D1 of 40 to be converted. The transfer is ‘accomplished by logical
network 118 in accordance with the following:
decimal register 126, and, that binary register 118 be set
up for a further division operation.
The transfer of the ?rst remainder is accomplished by
logical network 110 as represented by the following
Boolean expresisons:
As previously explained with regard to the activity of 55
?ip-?op B8 at the end of period P24, the effect of the
above equations is to provide that ?ip-?op D4 follow ?ip
?op B11, ?ip-?op-D3 folow ?ipa?op B10, etc.
For illustration here, reset of binary register 118 to
Activity within binary register 1114 with regard to the
transfer of the ?rst quotient from ?ip-?ops B7 through
B1 to ?ip-?ops B10 through B4 and setting flip~?ops B11,
B3, B2 and B1 false, is similar in that the three-stage shift
required is controlled by logical network 110 according
to the following expressions to provide that ?ip-?ops B10
through B4 follow flip-?ops B7 through B1, respectively:
zero will be shown.
This function is accomplished as
represented by the following expressions:
It has been pointed out that logical network 110 com
75 prises a combination of gates capable of controlling the
sequential operation of the converter system of the in
10 ~
vention as well as capable of ‘generating the system
and the content of ?ip-?ops B11 through B8 is trans
ferred to ?ip-?ops D8 through D5. Also, at the end of
period P13, all flip-flops of binary register 118 are reset
false. As a result, during period P14, the entire converted
binary-coded decimal number, 0110, 0001 1001 (decimal
619), is stored in decimal register 126, and all flip-?ops
of binary register 118 are storing binary zeros.
It should be obvious that, where numbers having a
signals represented by the Boolean expressions in FIG
URES 4 and 5. ‘Many techniques are known in the
computer art which teach how such gates may be con
structed; it should sui?ce here to point out that the se
lection is determined by the particular computer design
with respect to component structure, logical voltage levels,
etc., and in no way is contemplated to affect the essence
of this invention.
greater number of digits are to be converted, additional
The converter system will further be described with 10 storage in the registers must be provided. Although the
reference to the flow diagram of FIGURE 2 and the
registers have been shown here in ?ip-?op form, the re
tables of FIGURES 6‘ and 7, which involve the conver
circulating line types presently well known could also be
sion of the decimal number 619 from binary form
used within the concept of the invention, and these may
(100101011) to ‘binary-coded decimal form (0110 0001
easily be made to operate sequentially by the logic in this
By period P1, the binary number to be converted is
received by logical network 110 and set up in binary
Either method of storage could be extended
for any number of digits in a binary number to be con
verted or any number of digits in the converted binary
register 1118, its most signi?cant binary digit in ?ip-?op
B10 and its least signi?cant binary digit in ?ip-?op B1,
coded decimal number. It should also be obvious that
additional time periods of computer operation may be
and ?ip-?op B11 and the ?ip~?ops of decimal register 126 ' 20 devoted to the conversion system where larger numbers
are set false.
are to be handled.
The period P1 row of FIGURE 6 and the
It should be further apparent, especially from FIGURE
period P1_8 row of FIGURE 7 indicate the respective
registers at these times.
6, that, if binary register 118 were increased in capacity
by one flip-?op, four stages would be available at all
In period P1, ?ip~flops B11, B10, B9 and B8 are ex
amined and since their combined value, binary 0100, is 25 digit periods subsequent to period P3. ‘In the present
embodiment, ?ip-?ops B3, B2 and B1 are available at
less than binary 01101, a one-stage shift occurs in binary
period P9, ?ip-?ops B4 through B1 are available at period
register 118‘ so that, at the end of period P1, the original
P10, flip-?ops B5 through B2 are available at period P11,
binary number is set up in ?ip-flops B11 through B2 and
etc. 'It follows that an increase of capacity of binary
flip-?op B11 is set false. In the table of FIGURE 6,
the arrow from ?ip-?op B1 at period P1 to ?ip-?op B2 at 30 register 118 by one ?ip-?op could thereby permit con
tinuous storage of the developed binary-coded decimal
period P2 is intended to indicate this shift. Subsequent
digits in binary register 118 as the conversion proceeds.
shifts will be similarly indicated.
At the completion of the conversion, then, the binary
In period P2, it is seen that the combined content,
coded number would be set up in binary register 118 and
binary 1001, of ?ip-?ops B11 through B8, exceeds binary
0101. Consequently, the activity at the end of period 35 it would be possible to simultaneously transfer all binary
coded decimal digits to the computer memory, output
P2 is a subtract-shift, which computes the difference be
equipment or otherwise.
tween these values, binary 100, and this is entered into
In summary, the invention is intended to include all
?ip-?ops B11 through B9. The rest of binary register
modi?cations falling within the scope of the following
118 is also shifted; ?ip~?op B8 receives the digit 1 pre
40 claims.
viously stored in ?ip-?op B7 and ?ip-?op B1 is set true.
I claim:
The sequence continues in this fashion until, in period
P8, the ?rst remainder, binary 1001 (decimal 9) is stored
in flip-?ops B11 through B8 and the ?rst quotient, binary
0111101 (decimal 611) is stored in flip-flops B7 through
The ?rst division operation has now been com
1. A system for translating input signals representing a.
binary number into output signals representing a binary
coded decimal output number, said system comprising: a
45 register; ?rst means for comparing binary 101 with the
At the end of period P8, the portion of logical net
work 110 which provides for input triggering of flip
?ops D4 through D1 is effective to transfer the binary
1001 from ?ip-?ops B11 through B8 to ?ip-?ops D4 50
through D1, where it is set up as shown, in FIGURE 7
for period P9_13. Also, ?ip-?ops ‘B171, B3, B2 and B1
are set false and a three-stage shift is performed in the
three most signi?cant binary digits of a series of signals
in said register; second means for subtracting binary 101
from said input signals and shifting the result one binary
position in increasing signi?cance in said register when
the three most signi?cant signals thereof are equal to or
greater than binary 101; third means for shifting said in
put signals one binary position in increasing signi?cance
for storage in said register without subtraction when the
three most signi?cant binary digits of said input signals
other ?ip-?ops of binary register 118, which appears,
as for period P9, in FIGURE 6‘. For period P9_12, logi 55 are less than binary 101; and fourth means for successive—
ly comparing binary 101 with the remainder in said
oal network 110 operates as for period P14 to develop,
register and performing subtractions and simultaneous
for period P13, the second remainder, binary 0001 (deci
shifting in said register when the three most signi?cant
mal .1), in ?ip-flops B11 through B8, and a second quo
binary digits of said remainder are equal to or greater
tient, binary 0000110, in ?ip-flops B7 through B1. The
last four binary digits, (binary 0110), of the second 60 than binary 101 and for shifting said remainder without
subtraction when the remainder is less than binary 101.
quotient, residing in ?ip-?ops B4 through B1, comprise
2. A system for converting a binary number into a
the third remainder, decimal 6, of the full quotient of
binary coded decimal number, the binary number being
the conversion.
represented by input signals and the binary coded decimal
During period P13, then, the conversion process is
number being represented by output signals, comprising:
complete, with the following results: the most signi?cant 65 a register having stages, one for storing each of the
decimal digit (decimal 6) of the converted number
input signals; ?rst means responsive to the signals of the
(decimal 619) is stored in binary-coded decimal form in
three most signi?cant stages of said register to generate
?ip-?ops B4 through B1, the decimal digit of neXt sig
?rst and second signals indicative of their decimal value,
ni?cance (decimal 1) is stored in binary-coded decimal
the ?rst signal characterizing a value within the group
form in ?ip-flops B11 through B8, and the least signi?cant
0 through 4 and the second signal characterizing a value
decimal digit (decimal 9) is stored in binary-coded form
within the group 5 through 9; a ?rst shift network re
in ?ip-?ops D4 through D1.
sponsive to the ?rst signal generated by said ?rst means
At the end of period P13, the content of ?ip-?ops B4
to shift the signals in said register one stage in increasing
through B1 is transferred to ?ip-?ops D12 through D9 75 signi?cance; a subtract-shift network responsive to the
second signal generated by said ?rst means to reduce the
signals in the three most signi?cant stages of said register
by decimal 5 while shifting the resulting signals and the
other signals in said register one stage in increasing sig
ni?cance; second means responsive to the signals generated
and shifting the remaining contents of said register one
binary position in increasing signi?cance when the number
in said four most signi?cant stages is equal to greater
than binary 101; third means for shifting the contents
of said register one binary position in increasing signi?
cance without subtraction when the number in said four
by said ?rst means to enter a signal into the least sig
most signi?cant stages is less than binary 101; and fourth
ni?cant stage of said register, the entered signal compris
means for successively comparing said signals representing
ing a binary 0 signal when the ?rst signal is generated
binary 101 with the number in the four most signi?cant
and a binary 1 signal when the second signal is generated;
third means responsive to said ?rst and second means, 10 stages and performing subtractions and simultaneous shift
ing when the number in said four most signi?cant stages is
subtract-shift network and ?rst shift network to generate
equal to or greater than 101 and for shifting the contents
the output signal upon operation thereof a number of
of said register without subtraction when the number in
times corresponding to the number of stages in said
said four most signi?cant stages is less than binary 101.
register; and a second shift network responsive to the
4. The combination of claim 3 including a second
output signal to shift the signals in said register three 15
register; and ?fth means for transferring to said second
stages in increasing signi?cance.
register the di?erence resulting from the last subtraction
3. A system for translating a binary number comprised
after a predetermined number of shifts of said ?rst register
of a plurality of binary digits, each represented by an in
equal to the number of digits in said binary number minus
put signal, into output signals representing digits of a
binary coded decimal number, said system comprising: a
5. The combination of claim 3 including sixth means
storage register having a plurality of stages equal to the
for entering a binary one in the least signi?cant stage of
number of digits in said binary number plus one for
said register while said second means shifts the contents
storing said input signals with the signals representing
of said register and for entering a binary zero in the least
the least and most signi?cant bits of said binary number
being respectively stored in the least signi?cant and the 25 signi?cant stage of said register while said third means
shifts the contents of said register.
next to most signi?cant stages of said register; ?rst means
for comparing signals representing binary 101 with the
signals stored in the four most signi?cant stages of said
register; second means for subtracting binary 101 from
the binary number in said four most signi?cant stages 30
References Cited in the ?le of this patent
Hawkins et al _________ __ Mar. 22, 1960
Patent No. 3,082,950
March 26, 1963
James D. Hogan
It is hereby certified that error appears in the above numbered pat
ent requiring correction and that the said Letters Patent should read as
corrected below.
Column 7, line 16, for "810“, first occurrence only, read
--- B10’
line 58,
for "folow" read -— follow —-;
column 8I
line 55, for "P95" read —— B9’ ——; line 56, for "P8" read
-- B8
Signed and sealed this 15th day of September 1964.
Attesting Officer
Commissioner of Patents
Без категории
Размер файла
1 210 Кб
Пожаловаться на содержимое документа