close

Вход

Забыли?

вход по аккаунту

?

JPS5213832

код для вставкиСкачать
Patent Translate
Powered by EPO and Google
Notice
This translation is machine-generated. It cannot be guaranteed that it is intelligible, accurate,
complete, reliable or fit for specific purposes. Critical decisions, such as commercially relevant or
financial decisions, should not be based on machine-translation output.
DESCRIPTION JPS5213832
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a circuit diagram of a phase difference display
device according to the present invention, and FIGS. 2 to 7 are waveform diagrams showing
waveforms at respective points of the circuit shown in FIG. In the reference numerals used in the
drawing, 13.14 is a diode, 15 is a phase difference detection circuit, 41 is a diode, and 45 is an
LED + drive circuit. = 69-real opening 52-13832 (2) Fig. 1-70-real opening 52-13832 (3) Fig. 2
ABCDE 07llll 1.15-0-1 ". . ???????? 'Restricted j! WIIL и ? ?1 [1 ░, GofHOlo 1-] Shi-]
Shi-? ? ,, i-71-real opening 52-13832 (4) Figure 3-H1 1 1 1 1 1 1 "12 Hz Z Htl-1400 Hz 0"
"one ? Hi"-Shi "one bit P" To "" one two ? L river "Shi can and one thousand days? Mo-72 Judo
52-13832 (5) Fig. 4 Fig. 5 ABC One-day "one-one" "-" "--1 to T"! ??? '+ IP 11 FIG. 6 FIG. 7 ABC
f1, [,-[right one] 1 1 7 6 1' 2 H 24 ? ? Hz? ??? ?????
DETAILED DESCRIPTION OF THE INVENTION ?? ? ? ?? ?? ?? Phase difference display
in nine! ii Phase-difference detection circuit for detecting the phase difference between sl and the
second reproduction signal obtained from the common recording medium and the light emission
flickering according to the output of the phase-difference detection circuit When the display
means and the respective reproduction signals of the first and J2 are in phase with each other
and when the phase of the first reproduction signal is ahead of the reproduction signal 1 of wL2,
the display means and the reproduction signal of the first and J2 are in phase. The phase
difference detection circuit is vC-configured to generate an output of 3% according to the case
where the phase of the reproduction signal of # 12 is advanced compared to the first
reproduction signal, and the light emitting display means In this case, the first output causes a
continuous light source display by the second output and the second output, and the third output
makes the light emission non-emission state ifc! A low contrast noble figure in the case of *
straight * ti 'c. 3, I # 111 Il 11 of the device! Format: MT ** nrz ACD 1m11KTh'ymbi42 ? -1) i
(TY) (1) m The phase difference in the recording / reproducing apparatus 9 that detects the
phase difference and displays the light emission according to this ejection signal Regarding the
09-05-2019
1
display area Ill. The present invention is most suitable for use in a phase difference display device
in a stereo tape recorder that detects the relative correlation between the right channel signal
reproduced from a magnetic tape and the left channel Ii with the gkl- and displays the light
emission. It is a thing. The addiction of the recording head and the reproducing head in the
stereo tape recorder may change nine times during one use. However, the Aji ffX- ? ?, which is
a rice bran, is used at the time of factory production, and it is necessary for users to adjust this
azimuth by themselves in terms of the need for a special opener and the point of view of the
pond. It was Therefore, depending on the 4th class, because the azimuth is incorrect 1, the
frequency response of the 1 nystic band is affected and the left and right signal 9 phase
difference is occurring. Using mt could have happened to 4. In order to correct such a defect t-(2)
a phase layer detection circuit for detecting a slight phase difference between the right channel
polarization and the left channel signal is provided, and the phase difference is calculated
according to the detection output 4 of this phase difference detection circuit. It can be considered
to detect. However, in this case, the phases of both channel signals are! It is necessary to carry
out the display in three ways: in the case of matching, in the case where the phase of one channel
signal is advanced compared to the channel signal of Ikenan, and in the case where the reverse
IC is delayed.
The construction of the display Ajlt is complicated, and it is difficult for the user to recognize
clearly. In the light of the above-mentioned drawbacks, this study is i! A phase difference
detection circuit for detecting the phase difference between the first and second reproduction
signals obtained from a common recording medium, and a light emitting display which blinks like
the output of the phase difference detection circuit. The means are respectively different from
each other, and the phase of the first and second reproduction signals is in phase with each
other, and the phase of the first reproduction signal is advanced as compared with the
reproduction bias of 42. In accordance with yai and 1 and 1 corresponding to the phase of the
second present raw signal being compared with the first exogenous signal, both sets of phase
difference detection 1. The gl path is configured to generate an output of 3 moths, the previous
m1 flash display means performs intermittent light emission display by the output (3) of this
light source 1, and the continuous light emission display by the second output. , And is
configured to be in a state of not emitting light by the output of 4/3. As described above, the
relative phase difference between the first and second exogenous signals described above with
relatively little phase travel, such as the right channel signal and the left channel signal of the
stereo tape levoda, is also obtained by the above four configurations. The display device with a
simple configuration is designed to allow the user to clearly obtain i & 1. In addition, in the case
of Mr. Michio, the correspondence between the output of the three groups from the phase
difference detection circuit and the three light emitting display means by the light emitting
display means can be arbitrarily selected as needed. ? For example, in the case of the following
embodiment, when the first and second h raw signals are mutually in line with each other, the
light emitting display means performs rc-like serial display, but continuous light emission is
09-05-2019
2
performed. Display may be performed, or light may not be emitted. The phase difference
detection circuit in the present 4 th floor stereo tag recorder will be described on the basis of
FIG. (4) In the case where the Dolby system is adopted for the tape recorder, the fR device which
generates a basic frequency of 400 Hz usually spoofs the tape recorder. In FIG. 41C, the right
and left channel signals of the magnetic tape on which the output signal of the above-mentioned
oscillation is recorded in stereo are reproduced from the reproducing heads (1) and (2). The
reproduction signal ore input amplifier (3) 141 and the output amplifier 15) are respectively
amplified by the t61K, and output from the output terminal uvd2 as the output signal of the tape
recorder as a 0 human power amplifier (3) (4) The output is summed with 14 by the diode 03 +
141 rc, and supplied to the island LnD drive circuit (C) 1 for peak display.
The output of the output amplifier t51161 is supplied to an output 1 element uiluJ and supplied
to 10,000, a meter circuit (July 8) and a phase difference detection circuit u field. The meter
circuit port) t &) drives the VU meter + 910I in accordance with the output blade damage
number 9 of the output 1 width device 1511 respectively. The phase difference detection circuit
U field is the difference between the left and right channel signals supplied from the output
amplifier t51t61-4 as described later (the detection signal is detected via the diode 14 'and the
LED drive circuit (C) I can not help you. Therefore (5) LIiiD drive circuit i4! 9 ?, output signal of
input amplification a (3), input increase lx ;: 21? 'Cut' A '::' :: '3' '2fit no die 1 m? ???? After
being taken logic by Sum Ord 13, ? ? and ?, it is supplied 1 ииии 1 и. In the fourth detection
circuit u51, the left channel signal (2) 2 shows the signal a) at the base of the transistor, and the
pace 9 of the transistor 07) shows the right channel signal (FIG. 2) A signal b) shown at C9 is
supplied respectively. The signals a and b may be, for example, right and left channel signals
obtained by reproducing the test tape used as the reference by the reproducing head, in the case
where the azimuth t "am of the reproducing head is to be used. If the recording head's azimuth is
recorded with a 3-head tape recorder, and the recording head output signal of the Dolby system
described above is recorded with this recording head, the tV edge deviation is set to the abovementioned. It may be a stone channel number reproduced with an f1 reproduction head and a
left channel 1g'4. If m of the hill right channel obtained in this way has phase shifters, there are
61 azimuths that do not fit, so the angle position of the reproducing head or recording head
relative to the tape so that the phase is reduced Azimuth Sat can be done by adjusting lt. The
signal a shown in FIG. 2A is marked at the base of the transistor. In this transistor output,
waveform shaping and amplification are performed, and the rectangular y # wave C shown in
FIG. 42B is obtained from its collector. At the time of this waveform shaping, a positive bias
voltage is supplied to the base of the transistor (d) through a resistor 149t. You can change the
figure A). The signal shown in FIG. C is applied to the transistor 137) note.
In this transistor (b), waveform shaping and amplification are performed, and a rectangular wave
4M d shown in FIG. When the signal d is at high level Q, the transistor (good) is on and performs
09-05-2019
3
the muting operation described later, and when the signal d is low level, the transistor (good) is
off and the signal is low. (7) The ing operation is not performed. A positive bias voltage is
supplied to the base of the transistor (2) through the resistor ant, and this bias voltage is
increased by 1 at the resistance value of the resistor as in the case of the nine transistors (d)
above. , The threshold value S, (FIG. 2) can be changed. The signal C shown in 211B is
differentiated by a differentiating circuit composed of a capacitor and a resistor so that it
becomes a differentiated signal as shown in FIG. When the phase of the signal a advances, the
differential signal e shown in FIG. 2K moves to the left of this aI2 FIG. 8, and conversely, in the
case of a delay of 9, the state moves to the right of the Zaa. The differential signal @ is supplied
by the collector Kle of the transistor (ii) and gated by the gate signal d. When the phase of the
signal 1 is advanced, the positive pulse of the signal C coincides with the ON period of the
transistor (between the top and bottom edges of the transistor 14). A positive pulse is muted in
the form of a waveform f in which FK is indicated. Conversely, if the phase of the signal g1 is
behind that of the signal, the positive pulse of the signal e coincides with the (8) off period of the
transistor (d) and the negative pulse coincides with the on period. Become. In addition, since the
negative pulse is added to the collector of the transistor (9) and the collector potential is lower
than that of the base potential), the transistor (i) changes to the off state. That is, since the
negative pulse will not be minimized, the signal ? shown in FIG. 2G is obtained. When there is
almost no phase difference between the signal a and the signal a, the gate of the signal и is to be
gated. The signal f shown in FIG. 2F or the signal M shown in 21i 1 G is supplied to the base of
the transistor. In this transistor! A negative pulse such as the signal 10 shown in FIG. 2F is
rectified due to the diode integrity between the base of the transistor and it does not flow to the
subsequent stage. Also, the signal g (# 1! 2) When G) is applied 2111 to the base of the
transistor, the waveform shown in FIG.
This signal h (FIG. 2H) r! By means of an 8 circuit consisting of condens and-made of resistance
(only the change is taken out for 9J, so the signal 1 shown in FIG. This signal 1 is rectified by the
rectifying diode ? and then led to the output terminal I4?, from which the signal 1 shown in
FIG. 2J is output as a phase difference detection signal. On the other hand, the output 4 pressure
of the multivibrator 1 is supplied 1 to the base of the transistor and-through the resistor qD and
the peak respectively. This multivibrator tm may be a conventional non-stabilizing board multi-bibreak. When one source is supplied to the multivibrator via the terminal 44, a high level voltage
can be alternately obtained at one of the output terminals 1a 141 of the multivibrator, and a daylevel voltage can be alternately obtained at one side. This frequency may be 0.1 k (z to 5 Hz, iQ if
6 Hz at 2 Hz if iQ). The output terminal 14a of the multi-break is connected to a capacitor (d)
through a resistor @, and the terminal 4IIE of the capacitor ?? is supplied to the base of a
transistor (d) through an abrasive tip ??. On the other hand, the terminal-is wound on the
capacitor by means of abrasive lAk through ?q, and the terminal voltage of this: f / denser is
supplied to the base of the transistor (d) through the resistor (2). When the voltage k (s3 FIG. A)
obtained at the terminal-becomes high level, the base of the transistor (d) is shown as the signal
09-05-2019
4
m shown by the solid line in FIG. It becomes K when supplied. Therefore, the collector output of
the transistor () is a signal O shown in FIG. If the leading edge of the pulse all of this signal 0 is
described, when a voltage is supplied from the terminal ?, the same result as when the signal aK
phase delay occurs is obtained. On the other hand, when a high level voltage is obtained at the
terminal-, this voltage and signal are supplied to the base of the transistor 6D as a signal n
indicated by the 31st NDK. Therefore, the collector output of the transistor (ii) becomes the
signal p shown in FIG. If the leading edge of the pulse-of this signal p is described, the connection
of the voltage supplied from the terminal-is the same result as when a phase delay occurs in the
signal. By differentiating the signal O into a signal pt-gate signal, a signal q shown in aI3 FIG. GK
is obtained. The signal q is supplied to the base of the transistor (d) to perform the
aforementioned nine operations.
Therefore, only the signal corresponding to the signal qO pulse-appears at the output terminal
(b), and the signals corresponding to the other pulses -1 (d) and-do not appear. "A-" is illustrated
in the case of y-attack. Therefore, the pulse-should not originally fall short of mini-gang, but!
When a voltage is supplied from the luctiviator, the gate signal p is narrowed like a pulse, so that
the pulse @ will be built up. On the other hand, as shown in FIG. When the phase is advanced and
the signal O is within the predetermined range of the signal p, the split signal of the signal 0 is
supposed to be buffered by the signal p). However, when the voltage is supplied from Multi-PiBray * as in the upper 40, the phase of the leading edge is delayed as in the pulse 6f, so that the
signal-O pattern 8 signal is a house 1 The signal q becomes a pulse indicated by ?-in the signal
q. It is possible to set any phase difference up to which the above operation is to be performed,
by setting the voltage value obtained by the ladder 4 and 4 to any value. The phase of the signal
a is a signal. If the signal has advanced to the predetermined value or more, as shown in FIG. 5,
all differential signals of 11II of the signal 6 are cleaned, and always negative pulse regardless of
the output of the multivibrator as in 1510. It becomes Omi OfI q. When the phase of the signal i
is delayed by a predetermined value or more with respect to the signal, as shown in FIG. 6, the
differential signal due to the leading edge of the signal O is not muted, as shown in FIG. The
signal q always contains a positive pulse regardless of the output of the pipeline. Therefore, the
phase difference between the signal processor and the signal can be detected by the three lumps
O-like S of the output signal borrowed from the output terminal-by the fourth difference
detection circuit 4 shown in FIG. 14I 1, the frequency of signal 1 and b! ??? Assuming, for
example, that the oscillation frequency of a 400 Hz% i multi-cycle system is 2 Hz, for example, as
shown in FIG. 5, the output of the signal a when the phase of the signal leads the signal by a
predetermined value or more. There is no signal (FIG. 7 person), and as shown in $ 3 and 1114,
when the phase difference between the signal layer and b is less than the desired value, the 400
Hz output signal which is cut off by 2H1 (7-B) is obtained. And, as indicated by ? 6 @, the phase
of the Km signal is the phase of the signal signal). In the case where the device is delayed by 9 or
more, a continuous 400 Hz output signal (710) is submerged.
09-05-2019
5
In addition, FIG. 7 A-! I7 Figure 0 is a feeling that is schematically displayed, so the relative
magnitude relationship between the frequencies is not accurate-. Also, as shown in Fig. 7 and B,
IJDL + ll 1 D 400 flashes at 400 Hz, but since it appears to the human eye that a thought has
continued for one story, continuous light emission display can be performed it can. Therefore,
LBD (6) disappears in the AO-like layer of FIG. 7, blinks with 2H in the symptom of FIG. 7B, and
continuous or continuous spotting is performed in the condition of FIG. LFi I) @ The dynamic
circuit ?? is constituted by a transistor (2) -1 resistance-@ 4 (d) and a capacitor (d). And the
transistor (d) is impedance conversion. Also, each transistor performs afi amplification, and is
connected to the collector of the transistor through a resistor to cause the LED to emit light.
Dolby system ? Adopt f tape to use nine tape recorder! Prior to use, the output of the oscillator,
which is referred to as a 7t 400 Hz reference level signal t-generated, is recorded on a magnetic
tape in a tape recorder for level calibration. The level adjustment of the exogenous system is
carried out by reproducing with this magnetic tape all magnetic head (2) and monitoring the
reproduction level with the VU meter (9) and four. At the same time, the phase difference
between the left and right channels is detected by the phase difference detection Igl circuit
described above, and the detection [4 is displayed in the state of 3 ? ? as described above by
the LED (6). The head or the reproducing head can be advis t, 14 II. At this time, on the left and
right channels which are the outputs of one-person power amplification blur (3) and 14) through
the diode 1131 and u41t. Although it is supplied to the 1t4 Ljii D drive circuit 1, this system 4
path is provided to display the peak of the signal, or the Lllii D is made to emit light by the
reference level reproduction signal for level calibration. Therefore, the light emission of the LED
when performing the above-mentioned V bell correction is due to the output of the 'li error
detection circuit 4 and does not coincide with the peak display. As described above, according to
the present invention, the phase difference detection circuit and the light emission display means
for performing the display by the intermittent light emission display, the continuous light
emission display and the non-emission according to the outputs of the 34 types of the phase
difference detection circuit And consisted of. Therefore, the relative phase difference t1 between
the two reproduction signals with relatively small phase differences such as the stone channel
signal and the left channel signal of the stereo tube recorder makes it easy for the user to clearly
see by simple display. You can get one.
09-05-2019
6
Документ
Категория
Без категории
Просмотров
0
Размер файла
18 Кб
Теги
jps5213832
1/--страниц
Пожаловаться на содержимое документа